



Advantages of Microsemi SiC MOSFETs



Outline

- ❑ Technology development
- ❑ Benchmark of SiC MOSFET by Microsemi against competitors
 - DC characteristics key to switching performance
 - Dynamic performance
 - Ruggedness

- ❑ Reliable technology platform

Technology Development

SiC MOSFET Transistor X-Section



- Simulation-based technology development to cut cycles of learning
- Flexibility of design variations for special applications
- Thick Al-Cu metallization for interconnect and bond pads
- 2-layer metal process integration for maximized packing density
- Thick final passivation for maximum reliability

Contrast to Silicon Technology

- Dopant introduction by implant at elevated temperatures
- Dopant activation, implant damage anneal at high temperatures
- High temperature gate oxidation
- Above translates into all layer removal post dopant introduction for electrical activation
- Alignment is critical



E220

Production Implanter



CentroTherm CHV-100

Post Implant Annealing to 1700 °C




Hi Temp Oxidation

SiC MOSFET Gate Oxidation

DC Characteristics Key to Switching Performance


Best in Class $R_{DS(on)}$ vs. Temperature




- Lower $R_{DS(on)}$ at temperature provides higher ceiling for continuous current rating

RG & Dynamic Performance

Turn-On




Turn-Off



- High gate resistance limits available charging current, consequently, retards transistor switching performance

Ultra Low Gate Resistance

Minimized Switching Energy Loss & Higher Switching Frequency



Oscillation-free with minimal external R_G

APT50SM120B
50m Ω


APT40SM120B
80m Ω

Competitor 2

Competitor 1



Microsemi

High Transconductance (gm) Cuts t_{ON}



- $2\times gm$ at the start of the turn-on process
- Equivalent high-current gm ($>1A$)


High Transconductance (gm) Cuts t_{ON}



- Superior sub-1A gm jumps start the turn-on process


Superior Dynamic Performance

Switching Energy Benchmark



- >30% less switching loss translates to cooler dynamic operations and capability for higher switching frequencies

Maximum Switching Frequency, f_{max}



Limitation 1

Total switching time $\leq 5\%$ switching period

$$f_{\max 1} = \frac{1}{T_s} = \frac{0.05}{t_{d(\text{on})} + t_{d(\text{off})} + t_r + t_f}$$

Limitation 2

Thermally limited switching frequency

$$f_{\max 2} = \frac{1}{t_{\text{diss}}} = \frac{T_j - T_c - P_{\text{cond}}}{R_{\theta\text{JC}} (E_{\text{on}2} + E_{\text{off}})}$$

$$P_{\text{diss}} = \frac{T_j - T_c}{R_{\theta\text{JC}}} = P_{\text{cond}} + \frac{E_{\text{on}2} + E_{\text{off}}}{t_{\text{diss}}}$$


Dynamic performance breakaway enablers:

- Superior **EON** (t_{on}) due to high **gm**, ultra low **RG**
- Superior **EOFF** due to extremely low **RG** (yet oscillation free with very low external **RG**)
- Low **R_{DS(ON)}** at high temperatures extends switching frequency and current capability


Outstanding Ruggedness

Superior Short Circuit Withstand

Microsemi




Competitor 1



- Microsemi's 80mΩ SiC MOSFET demonstrates **25%** longer short circuit capability

Reliable Technology Platform

SiC MOSFET Technology Reliability Assessment




HTRB @ 175°C, 960V (post 2000 hrs)

Field-driven
intrinsic
weakness in
bulk SiC
materials

High
temperature
reverse bias
(HTRB)

• 2000hrs VDD=960V
@ 175°C

Post 2000 hrs
no key
parameter
drift



• No degrading drift of key electrical parameters post 2000 hrs


Gate Oxide Stability @ 175°C, $V_G=+20V$ (PBTI post 2000hrs)

SiC gate oxide, interface quality

Positive bias temperature instability (PBTI)

• 2000 hrs $V_G=+20V$
@ 175°C

Post 2000 hrs ΔV_{th} less than 15%



• Device V_{th} drift less than 15% post 2000 hrs @ $V_G=+20V$, 175°C (pre-stress $V_{th}=2.7 \pm 0.050V$)


Gate Oxide Stability @ 175°C, VG=-20V (NBTI post 2000hrs)

SiC gate oxide, interface quality

Negative bias temperature instability (NBTI)

• 2000 hrs VG=-20V @ 175°C

Post 2000 hrs devices remain normally-off



• Device remains normally-off post 2000 hrs @ VG=-20V, 175°C (pre-stress Vth=2.78 ± 0.070V)


Time-Dependent Dielectric Breakdown (TDDB)



Time-dependent dielectric breakdown (TDDB)


- Constant current stress to breakdown

QBD equivalent to silicon MOSFET



- Constant current stress for all DUTs
- Si MOSFET QBD ~ 15-20C/cm² (green dashed line)

Gate Oxide Reliability Intrinsic Aging Lifetime Equivalent to Silicon ~300+ Years of Lifetime



Body Diode Forward Stress


Stacking faults growth in epitaxial wafers




Body diode forward bias stress

- 100A/cm² forward current through body diode

RDSON remains unchanged post 160hrs of continuous stress



Expansion of Shockley stacking faults (SSFs) during forward-bias device operation (stressing)




J.D. Caldwell et. al., 2008 NRL Review ELECTRONICS AND ELECTROMAGNETICS

- High forward current density through body diode
- Body diode on-voltage, series resistance unchanged with stress time

Medium-Current Body Diode Forward Stress

8A


† G/S tied; 8A continuous forward current through body diode



- No evidence of Shockley stacking faults – high quality epitaxial wafers

High-Current Body Diode Forward Stress 20A

† 20A continuous forward current through body diode



• No evidence of Shockley stacking faults – high quality epitaxial wafers

Summary – Microsemi SiC MOSFETs

Microsemi's **Best-in-Class** SiC MOSFETs enable customers to design ultra efficient high power electronics

Microsemi Advantages

- Best-in-class $R_{DS(ON)}$ vs. Temperature
- Ultra Low Gate Resistance
- Low Conduction Losses
- Low Switching Losses
- Short Circuit Withstand Rated
- Reliable Technology Platform